

PULSE WIDTH MODULATED GENERATOR

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to the forming of a pulse width
5 modulated generator.

Description of the Related Art

Pulse width modulated signals are used in many applications, for example to switch a control switch of a DC/DC voltage converter of voltage step-down or step-up type.

10 Fig. 1 illustrates such a step-up converter (CONV) 1 intended to provide, for a DC supply voltage V_{lim} , a greater DC voltage V_{out} to a load. As an example, a load across which voltage V_{out} is regulated from a set value depending on a reference voltage V_{ref} is considered. For example, the load is formed of light-emitting diodes of a backlighted screen of a mobile phone.

15 Converter 1 comprises, in series between a high supply rail at voltage V_{lim} and a reference rail or ground GND, an inductance 2, a diode 3, and a capacitor 4. Intermediary diode 3 is directed to enable flowing of a current from inductance 2 to capacitor 4. The junction point of the cathode of diode 3 and of an armature of capacitor 4 forms an output terminal of converter 1 connected to an
20 end of the load. Another end of the load is connected to reference rail GND by a read resistor 5 which belongs to the converter.

To regulate voltage V_{out} , the junction point of the load and of resistor 5 is connected to an inverting input (-) 6 of an operational amplifier 7 having a non-inverting input (+) 8 receiving DC voltage reference V_{ref} . Output error signal ERR
25 of amplifier 7 is provided to a reference input 10 of a pulse generator (GEN) 11. Resistor 5 is used as a current-to-voltage converter.

Generator 11 provides a pulse width modulated signal PWM to a control terminal of a controllable switch 12, connected between the anode of diode 3 and reference rail GND. Generally, switch 12 is a MOS transistor, the control terminal of which is its gate G.

5 Generator 11 typically comprises an oscillator (OSC) 13 comprising two distinct outputs 14 and 15. An output 14 of oscillator 13 provides a sawtooth signal SLOPE to the non-inverting input (+) 16 of a comparator 17. An inverting input (-) 18 of comparator 17 is connected to terminal 10 and thus receives error signal ERR provided by amplifier 7. The other output terminal 15 of oscillator 13
10 provides a pulse train PULSE, of frequency equal to the sawtooth frequency SLOPE, to a set input S of an RS-type electronic flip-flop 19. A reset input R of flip-flop 19 is connected to output 20 of comparator 17. Output Q of flip-flop 19 forms the output of generator 11 and provides the PWM signal to gate G.

 Generator 11 thus provides a pulse width modulated signal PWM, the
15 modulation reference ERR of which depends on the state of the voltage difference across resistor 5 of converter 1 with respect to a reference V_{ref} . In practice, pulse width modulated signal PWM is provided on output 20 of comparator 17 and locked by flip-flop 19 to obtain an appropriate control of transistor 12.

 Figs. 2A and 2B are partial simplified timing diagrams illustrating
20 signals SLOPE, ERR, and PWM of Fig. 1. Fig. 2A illustrates an example of the variation of signals SLOPE and ERR along time t . Fig. 2B illustrates signal PWM on output 20 resulting from the comparison of signal ERR and SLOPE of Fig. 2A. As illustrated in Fig. 2B, pulse PWM appears at the zero crossing of signal SLOPE and disappears when this signal becomes equal to signal ERR.

25 A disadvantage of this type of circuit is the inaccuracy of the duty cycle of signal PWM. Indeed, oscillator 13 does not provide a perfect sawtooth signal such as signal SLOPE of Fig. 2A. A real oscillator provides a signal, illustrated in dotted lines in Fig. 2A, which exhibits an offset, generally a delay, at the zero crossing. Then, as also illustrated in dotted lines in Fig. 2B, the time at

which signal SLOPE becomes really equal to reference signal ERR is also offset by an absolute error existing on the entire increasing linear ramp portion of the signal. For relatively high values of the duty cycle of signal PWM, such an error is negligible. However, for small values of the duty cycle, this absolute error causes
5 a significant increase in the duty cycle of signal PWM.

Another disadvantage is that this error is of an unknown value, uncontrollable especially since it depends on uncontrollable drifts of the manufacturing processes and since it may vary during the generator operation.

Another disadvantage of this circuit is the fact that the uncertainty
10 about the real value of the duty cycle is further increased by the switching delays of the various circuit comparators (7, 17). Such delays are all the greater as the compared values are small (close to the level of reference rail GND). The increase is then relatively greater for small duty cycles than for relatively large duty cycles.

Such a duty cycle of increased value with respect to a necessary or
15 desired value for a load is particularly disadvantageous in the case of portable devices supplied by a battery. Indeed, since the duty cycle corresponds to the power consumed by the battery, if it is increased, the battery discharges faster than it should.

BRIEF SUMMARY OF THE INVENTION

20 An embodiment of the present invention provides a pulse width modulated generator, having a precisely known duty cycle, even for small values.

An embodiment of the present invention provides a generator of at least one pulse width modulated signal having a generator of a sawtooth signal, a generator of high and low reference signals defining, based on a set-point signal, a
25 linear range of each ramp of the sawtooth signal, a comparison element configured to compare the sawtooth signal with each of the the respective reference signals, and a logic combination element configured to combine the comparison results, providing the pulse signal.

According to an embodiment of the present invention, the reference signals are symmetrical with respect to a predetermined value.

According to an embodiment of the present invention, the predetermined value is equal to half the maximum voltage value reached by the
5 sawtooth signal.

According to an embodiment of the present invention, the sawtooth signal is of fixed frequency and amplitude.

According to an embodiment of the present invention, the generator further comprises an RS-type flip-flop having a first input receiving the output
10 signal of the combination element and a second input directly receiving one of the signals provided by the comparison elements.

According to an embodiment of the present invention, the first input of the RS flip-flop is the set input and the second input is the reset input.

According to an embodiment of the present invention, the logic
15 combination element comprises at least one XOR-type gate or one AND-type gate.

According to an embodiment of the present invention, the generator of the reference signals comprises an input stage receiving the set-point signal and controlling a current mirror having an output terminal providing the reference
signals.

20 According to an embodiment of the present invention, the current mirror includes an input branch formed of a series connection, between high supply and reference rails, of a first PNP-type bipolar transistor and of a first NPN-type transistor, the base of the PNP-type transistor being interconnected to its collector, and the output branch which comprises a series connection, between the
25 high and reference rails, of a second PNP-type transistor having its collector providing the high reference signal, of two resistors, and of a second NPN-type transistor having its collector providing the low reference signal, the bases of the PNP-type transistors being interconnected, the junction point of the resistors being connected to the output of an operational amplifier having a non-inverting input

receiving the predetermined value, and having an inverting input interconnected to its output.

According to an embodiment of the present invention, the set-point signal is a regulation signal.

5 The present invention also provides a DC/DC voltage converter, of voltage step-up or step-down type, comprising a generator according to any of the preceding embodiments to control a cut-off switch of a supply voltage.

 The foregoing features, and advantages of the present invention will be discussed in detail in the following non-limiting description of specific
10 embodiments in connection with the accompanying drawings.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

Fig. 1, previously described, schematically and partially illustrates a DC/DC converter of voltage step-up type, using a pulse width modulated generator of according to the state of the art;

15 Figs. 2A and 2B, previously described, are timing diagrams illustrating signals sampled at various locations of the circuit of Fig. 1;

Fig. 3 partially and schematically illustrates a pulse width modulated generator according to the present invention;

20 Figs. 4A to 4D illustrate, in the form of simplified partial timing diagrams, signals sampled at various locations of the circuit of Fig. 3;

Fig. 5 partially and schematically shows an embodiment of a reference signal generator of the circuit of Fig. 3; and

Fig. 6 schematically and partially illustrates another embodiment of the reference signal generator of Fig. 3.

25 DETAILED DESCRIPTION OF THE INVENTION

Fig. 3 is a partial functional block diagram of a generator 30 of at least one pulse width modulated signal according to the present invention.

Generator 30 comprises an oscillator (OSC) 31 which provides a single sawtooth signal SLOPE to respective non-inverting inputs (+) 32 and 33 of two comparators 34 and 35. Signal SLOPE is preferentially of fixed frequency and amplitude. Generator 30 also comprises a reference signal generator (REFGEN) 36 which provides two reference signals, respectively high S+ and low S-. High signal S+ is provided to an inverting input (-) 37 of any one of the two comparators, for example, comparator 35. Low reference signal S- is provided to an inverting input (-) 38 of the other comparator, for example, comparator 34. The respective output 39, 40 of each comparator 34 and 35 is provided to a respective input of a same logic combination element (XOR) 41 such as, for example, an XOR gate. Output OUT of combination element 41 forms the output of generator 30 and provides a pulse width modulated signal (PWM). The duty cycle depends on a set value Vdc or ERR provided to generator 36 and conditioning thresholds S- and S+.

The other elements shown in Fig. 3 will be detailed hereafter, after a brief description of the operating principles of the generator according to the present invention made in relation with Figs. 4A, 4B, 4C, and 4D.

Figs. 4A to 4D are timing diagrams partially and schematically illustrating examples of the variation along time t of signals SLOPE, S+ and S-; of the signal at output 39 of comparator 34; of the signal at output 40 of comparator 35; and of output signal PWM on point OUT of Fig. 3.

According to the present invention, reference signals S+ and S- are, as will be detailed in relation with Figs. 5 and 6, fixed according to a given set value to define, as illustrated in Fig. 4A, a linear range of signal SLOPE. This linear range is centered on a predetermined intermediary voltage Vmid. Reference signals S- and S+ are symmetrical values with respect to value Vmid. Similarly to what has been described previously in relation with comparator 17 of Fig. 1, comparators 34 and 35 of Fig. 3 provide, on their output 39 and 40, signals respectively illustrated in Fig. 4B and 4C which are at a low level from the time of the zero crossing of signal SLOPE and which switch high as soon as signal

SLOPE exceeds the corresponding respective low or high reference value S- or S+. The resulting signal PWM at output OUT of XOR gate 41 then is low while signal SLOPE is outside of the linear range defined by reference signals S- and S+ and is high as long as signal SLOPE remains within the range defined by
5 reference signals S- and S+. The duty cycle of the obtained pulse signal PWM is thus defined by the length of the range set by reference signals S- and S+, that is, by the interval separating them.

As an alternative, an AND-type gate replaces the XOR-type gate.

An advantage of the present invention is that a generator according
10 to the present invention is insensitive to zero crossing delays. Indeed, the value of the duty cycle is no longer set by the crossing of an absolute value, but by the length of the linear range defined by reference signals S- and S+. Thus, on a delay at the zero crossing, the resulting offset does not affect the duty cycle of signal PWM, and thus does not affect the power provided to load.

15 Another advantage of the present invention is that by appropriately choosing value Vmid, preferably on the order of half the extension of signal SLOPE, a same generator may be used to supply loads having any type of duty cycle, small or large.

Another advantage of the present invention is that, for small duty
20 cycle values, the circuit is now insensitive to ground noise. Indeed, the switching of signal PWM no longer occurs on a value close to the value of reference rail GND.

Another advantage of the present invention is that oscillator 31 needs
only provide a single sawtooth signal. As compared to an oscillator (13, Fig. 1) of
25 a known pulse generator (1), it no longer provides the pulse signal (PULSE). This simplifies the manufacturing.

A pulse width modulated generator according to the present invention is likely to have a very large number of applications. For example, it may be used

in DC/DC converters of voltage step-up or step-down type in portable devices such as telephones, organizers, and personal portable computers.

In some of such applications, it may however be necessary to have a synchronous signal, as described previously in relation with Fig. 1.

5 As illustrated in dotted lines in Fig. 3, generator 30 according to the present invention may then be completed by the adding of an output stage formed of an electronic RS flip-flop 42. An input, for example, a set input S, of flip-flop 42 is connected to an output OUT of generator 30. The other input of flip-flop 42, for example, reset input R, is connected to output 39 or 40 of one of comparators 34 and 35. Output Q of flip-flop 42 then forms the real output of the pulse generator.

10 In the case of the embodiment of Fig. 3 using an XOR gate as combination element 41, reset input R of flip-flop 42 is, preferably, connected to output 40 of comparator 35 receiving high reference signal S+. Thus, the flip-flop transmits signal PWM entirely. Connecting to input R output 39 of comparator 34 receiving low reference signal S- would however enable obtaining another pulse signal, corresponding to the output signal of this same comparator 34, illustrated in Fig. 4B. It is also possible to form a generator of several width-modulated signals.

15 It is also possible to provide output signals 39 and 40 of comparators 34 and 35 to several distinct combination elements, and thus obtain several signals having different duty cycles.

20 According to the present invention, the practical forming of generator REFGEN (36, Fig. 3) of high and low reference signals S+ and S- depends on the nature of the set value based on which they are generated. Figs. 5 and 6 partially and schematically illustrate two embodiments of generator REFGEN.

25 Fig. 5 illustrates a generator 50 of reference signals usable according to the present invention in an application similar to that of Fig. 1, in which the set value based on which reference signals S- and S+ are generated varies based on a feedback on the load supplied by the generator, for example by means of a feedback error amplifier similar to error amplifier 7 of Fig. 1.

Generator 50 then comprises, between a high supply rail Vdd and reference rail GND, a current mirror MIRROR. An input branch B1 of the current mirror is formed of the series connection, between rail Vdd and reference rail GND, of a PNP-type bipolar transistor 51 and an NPN-type bipolar transistor 52. The
5 base of transistor 51 is interconnected to its collector (and thus to the collector of transistor 52). The base of transistor 52 is connected to the output of an input stage formed by the base of an NPN-type transistor 53. The emitter of transistor 53 is connected to reference rail GND. The collector of transistor 53, interconnected to its base, receives a variable set value signal ERR, preferably via
10 a resistor 54 of value R.

An output branch B2 of the mirror is formed of the series connection between the same rails Vdd and GND, of a PNP-type transistor 55, of two resistors 56 and 57, and of an NPN-type transistor 58. The base of transistor 55 is connected to the base of transistor 51. The emitter of transistor 58 is
15 interconnected to the emitter of transistor 52 connected to reference rail GND. The values of resistors 56 and 57 are preferably equal. Preferably, they are each equal to half value R of resistor 54 of the input stage. In the case where resistor 54 is omitted (for example, if set value ERR is provided by a current source), resistors 56 and 57 are, preferably, each equal to half the input impedance of the
20 input stage.

The junction point of resistors 56 and 57 is connected to the output of an operational amplifier 59 having a non-inverting input (+) receiving, as a reference value, predetermined value Vmid, here equal to half voltage level Vdd present on the high supply rail. The inverting input (-) of amplifier 59 is
25 interconnected to its output. Thus, the junction point of resistors 56 and 57 of output branch B2 is locked, stabilized at predetermined value Vmid. The collector of transistor 55 provides high reference signal S+ and the collector of transistor 58 provides low reference signal S-.

The value of high signal S^+ is equal to the sum of predetermined value V_{mid} and of the voltage drop across resistor 56. However, the value of low signal S^- is equal to the difference between predetermined value V_{mid} and the voltage drop across resistor 57. Now, the values of the respective voltage drops
5 across resistors 56 and 57 are equal to the product of the current running through output branch B2 and of the respective value of each of resistors 56, 57. Since current I running through output branch B2 is the copy of current I running through input branch B1, current I depends on the base control of PNP transistors 51 and 55, which depends on the value of set value ERR of the input stage. Values S^-
10 and S^+ thus depend on set value ERR. Further, with equal values of resistors 56 and 57, the values of S^- and S^+ are symmetrical with respect to predetermined value V_{mid} .

It should be noted that, even if thresholds S^- and S^+ do not evolve exactly linearly with respect to set value ERR, this is not disturbing, since it then is
15 an absolute error which does not vary during operation, as used to be the case for noise. Further, this error is, if need be, controllable by the tuning of the components (transistors, resistors, etc.) upon manufacturing.

Fig. 6 illustrates another embodiment of a generator of reference signals S^- and S^+ , usable, for example, to issue a signal having a constant width
20 modulation, that is, a constant duty cycle. Generator 60 of Fig. 6 differs from generator 50 of Fig. 5 only in input stage 70, the structure and the connection of which are different. Input stage 70 of generator 60 comprises, between supply rails V_{dd} and GND, a series connection of a PNP-type transistor 61, of an NPN-type transistor 62, and of a resistor 63 having a value R . The base of transistor 61
25 forms the output of input stage 70 and is connected to the bases of PNP-type transistors 51 and 55 of the mirror. The emitter of transistor 62, that is, the junction point of transistor 62 and of resistor 63, is connected to the inverting input (-) of an operational amplifier 64 having a non-inverting input (+) receiving a D.C. voltage set value V_{dc} . The output of amplifier 64 is connected to the base of transistor 62.

Preferably, for generator 50 of Fig. 5 as well as for generator 60 of Fig. 6, voltage level V_{dd} present on the high supply rail is equal to the maximum voltage value reached by sawtooth signal SLOPE. Thus, reference signals S- and S+ are centered on the middle of signal SLOPE, and the linear range that they define can then vary by the entire amplitude of signal SLOPE and thus the duty cycle can vary from 0 to 100%.

It should be noted that generator 60 of Fig. 6 may also be used for regulation, set value ERR being applied instead of voltage V_{dc} . Similarly, generator 50 of Fig. 5 may receive a fixed set value V_{dc} (not resulting from a feedback).

Of course, the present invention is likely to have various alterations, modifications, and improvement which will readily occur to those skilled in the art.

In particular, the present invention is likely to have a great number of applications. Thus, DC/DC converters are usable as a power supply for many devices such as portable devices, for example, telephones, organizers, or computers. For example, they are also used in light dimmers.

Further, oscillator 31 for generating sawtooth signal SLOPE may be of variable frequency and/or amplitude and may of course be inverted, that is, with decreasing ramps.

Moreover, comparators 34, 35 or operational amplifiers 59, 64 shown in the different drawings may be replaced with any element performing a same function.

Such alterations, modifications, and improvements are intended to be part of this disclosure, and are intended to be within the spirit and the scope of the present invention. Accordingly, the foregoing description is by way of example only and is not intended to be limiting. The present invention is limited only as defined in the following claims and the equivalents thereto.

All of the above U.S. patents, U.S. patent application publications, U.S. patent applications, foreign patents, foreign patent applications and non-

patent publications referred to in this specification and/or listed in the Application Data Sheet, are incorporated herein by reference, in their entirety.